Kelleci, Burak2024-05-252024-05-2520140278-081X1531-587810.1007/s00034-013-9697-x2-s2.0-84900550025https://doi.org/10.1007/s00034-013-9697-xhttps://hdl.handle.net/20.500.14517/771KELLECI, BURAK/0000-0002-0961-1153A practical digital clock noise mitigation technique based on pulse removal is presented. Clock frequency is increased to generate an excess pulse, which is removed in order to match the number of pulses in an average time frame. The location of the excess pulse is selected as the same time point or randomly selected in every time frame. Mathematical analyses are presented for both methods. The circuit is implemented using a state machine on a FPGA. Measurement results indicate more than 40 dB improvement on the digital noise level within a band of interest.eninfo:eu-repo/semantics/closedAccessDigital clock noiseInterfererAggressorVictimPulse suppressionClock noiseArticleQ3Q233513251336WOS:0003355820000010